This paper describes the design, fabrication and experiment results of a 4 x 8-Gbps Vertical-Cavity Surface-Emitting Laser (VCSEL) array driver ASIC with the adjustable active-shunt peaking technique and the novel balanced output structure under the Silicon-on-Sapphire (SOS) process, and a custom array optical transmitter module, featuring a compact size of 10 mm x 15 mm x 5.3 mm. Both the array driver ASIC and the module have been fully tested after integration as a complete parallel transmitter. Optical eye diagram of each channel passes the eye mask at 8 Gbps/ch with adjacent channel working simultaneously with a power consumption of 150 mW/ch. The optical transmission of Bit-Error Rate (BER) less than 10E-12 is achieved at an aggregated date rate of 4 x 8-Gbps.
The high luminosity running of the LHC (HL-LHC), 12 with instantaneous luminosities of 5×10 34 The block diagram of LOCld4 is shown in Fig. 1 . The inductive load added to the drain, the so- 
